

WEST

Generate Collection

Print

Search Results - Record(s) 1 through 15 of 15 returned.☐ 1. Document ID: US 20030061332 A1

L13: Entry 1 of 15

File: PGPB

Mar 27, 2003

PGPUB-DOCUMENT-NUMBER: 20030061332

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030061332 A1

TITLE: Multiple consumer-multiple producer rings

PUBLICATION-DATE: March 27, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Narad, Charles E.	Santa Clara	CA	US	
Fall, Kevin	Berkeley	CA	US	
MacAvoy, Neil	Redwood City	CA	US	
Shankar, Pradip	Fremont	CA	US	
Rand, Leonard M.	San Francisco	CA	US	
Hall, Jerry J.	Santa Clara	CA	US	

US-CL-CURRENT: 709/223

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC
Draw Desc	Image										

☐ 2. Document ID: US 20030046423 A1

L13: Entry 2 of 15

File: PGPB

Mar 6, 2003

PGPUB-DOCUMENT-NUMBER: 20030046423

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030046423 A1

TITLE: Programmable system for processing a partitioned network infrastructure

PUBLICATION-DATE: March 6, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Narad, Charles E.	Santa Clara	CA	US	
Fall, Kevin	Berkeley	CA	US	
MacAvoy, Neil	Redwood City	CA	US	
Shankar, Pradip	Fremont	CA	US	
Rand, Leonard M.	San Francisco	CA	US	
Hall, Jerry J.	Santa Clara	CA	US	

US-CL-CURRENT: 709/238

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	RWMC
Draw Desc	Image										

☐ 3. Document ID: US 20030005103 A1

L13: Entry 3 of 15

File: PGPB

Jan 2, 2003

PGPUB-DOCUMENT-NUMBER: 20030005103

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030005103 A1

TITLE: Cumulative status of arithmetic operations

PUBLICATION-DATE: January 2, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Narad, Charles E.	Santa Clara	CA	US	
Fall, Kevin	Berkeley	CA	US	
MacAvoy, Neil	Redwood City	CA	US	
Shankar, Pradip	Fremont	CA	US	
Rand, Leonard M.	San Francisco	CA	US	
Hall, Jerry J.	Santa Clara	CA	US	

US-CL-CURRENT: 709/223; 709/201

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	RWMC
Draw Desc	Image										

☐ 4. Document ID: US 6499123 B1

L13: Entry 4 of 15

File: USPT

Dec 24, 2002

US-PAT-NO: 6499123

DOCUMENT-IDENTIFIER: US 6499123 B1

TITLE: Method and apparatus for debugging an integrated circuit

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	RWMC
Draw Desc	Image										

☐ 5. Document ID: US 6480818 B1

L13: Entry 5 of 15

File: USPT

Nov 12, 2002

US-PAT-NO: 6480818

DOCUMENT-IDENTIFIER: US 6480818 B1

TITLE: Debugging techniques in a multithreaded environment

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments
Draw Desc	Image								

KMMC

☐ 6. Document ID: US 6477683 B1

L13: Entry 6 of 15

File: USPT

Nov 5, 2002

US-PAT-NO: 6477683

DOCUMENT-IDENTIFIER: US 6477683 B1

TITLE: Automated processor generation system for designing a configurable processor and method for the same

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments
Draw Desc	Image								

KMMC

☐ 7. Document ID: US 6421730 B1

L13: Entry 7 of 15

File: USPT

Jul 16, 2002

US-PAT-NO: 6421730

DOCUMENT-IDENTIFIER: US 6421730 B1

TITLE: Programmable system for processing a partitioned network infrastructure

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments
Draw Desc	Image								

KMMC

☐ 8. Document ID: US 6401117 B1

L13: Entry 8 of 15

File: USPT

Jun 4, 2002

US-PAT-NO: 6401117

DOCUMENT-IDENTIFIER: US 6401117 B1

TITLE: Platform permitting execution of multiple network infrastructure applications

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments
Draw Desc	Image								

KMMC

☐ 9. Document ID: US 6336178 B1

L13: Entry 9 of 15

File: USPT

Jan 1, 2002

US-PAT-NO: 6336178

DOCUMENT-IDENTIFIER: US 6336178 B1

TITLE: RISC86 instruction set

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments
Draw Desc	Image								

K00C

☐ 10. Document ID: US 6212629 B1

L13: Entry 10 of 15

File: USPT

Apr 3, 2001

US-PAT-NO: 6212629

DOCUMENT-IDENTIFIER: US 6212629 B1

TITLE: Method and apparatus for executing string instructions

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments
Draw Desc	Image								

K00C

☐ 11. Document ID: US 6157955 A

L13: Entry 11 of 15

File: USPT

Dec 5, 2000

US-PAT-NO: 6157955

DOCUMENT-IDENTIFIER: US 6157955 A

TITLE: Packet processing system including a policy engine having a classification unit

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments
Draw Desc	Image								

K00C

☐ 12. Document ID: US 5926642 A

L13: Entry 12 of 15

File: USPT

Jul 20, 1999

US-PAT-NO: 5926642

DOCUMENT-IDENTIFIER: US 5926642 A

TITLE: RISC86 instruction set

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments
Draw Desc	Image								

K00C

☐ 13. Document ID: US 5809527 A

L13: Entry 13 of 15

File: USPT

Sep 15, 1998

US-PAT-NO: 5809527

DOCUMENT-IDENTIFIER: US 5809527 A

TITLE: Outboard file cache system

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments
Draw Desc	Image								

K00C

☐ 14. Document ID: US 5781753 A

L13: Entry 14 of 15

File: USPT

Jul 14, 1998

US-PAT-NO: 5781753

DOCUMENT-IDENTIFIER: US 5781753 A

**** See image for Certificate of Correction ****

TITLE: Semi-autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for speculative and out-of-order execution of complex instructions

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KWIC
Draw Desc	Image									

☐ 15. Document ID: US 5768575 A

L13: Entry 15 of 15

File: USPT

Jun 16, 1998

US-PAT-NO: 5768575

DOCUMENT-IDENTIFIER: US 5768575 A

TITLE: Semi-Autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for sepculative and out-of-order execution of complex instructions

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KWIC
Draw Desc	Image									

[Generate Collection](#)[Print](#)

Terms	Documents
L12 and overhead	15

Display Format:

-

[Change Format](#)[Previous Page](#)[Next Page](#)